

CLAIMS

What is claimed is:

- 1 1. A method comprising:
2 generating a synchronization clock for sampling signals
3 received by a first device from a memory subsystem and for
4 reducing the number of interface lines between the first
5 device and the memory subsystem, the synchronization clock
6 generated by
7 selecting a first sampling clock and a second sampling
8 clock so that one clock lies on each side of the midpoint of
9 a calibration data unit, the calibration data unit having
10 transition edges with the midpoint of the calibration data
11 unit centered approximately between with the transition
12 edges, and
13 interpolating between the first and second sampling
14 clocks to synthesize the synchronization clock, one edge of
15 the synchronization clock located substantially at the
16 midpoint of the calibration data unit.
- 1 2. The method of claim 1 further comprising:
2 generating a plurality of clocks of different phase
3 angles from which the first and second sampling clocks are
4 selected.
- 1 3. The method of claim 2 wherein the plurality of clocks
2 have various phase delays ranging from zero to three hundred
3 sixty degrees.
- 1 4. The method of claim 2 wherein the plurality of clocks
2 serve to sample the calibration data unit, determine the
3 transition edges of the calibration data unit, and select the
4 first and second sampling clocks, from among the plurality of
5 clocks, to lie within the calibration data unit.

1 5. The method of claim 2 wherein, from among the plurality
2 of clocks, the two clocks closest to the transition edges of
3 the calibration data unit, but within the calibration data
4 unit, are selected as the first and second sampling clocks.

1 6. The method of claim 2 wherein, from among the plurality
2 of clocks, the two clocks closest to either side of the
3 calibration data unit midpoint and within the calibration data
4 unit are selected as the first and second sampling clocks.

1 7. The method of claim 1 wherein interpolating between the
2 first and second sampling clocks includes adjusting the
3 contribution of the first and second sampling clocks to the
4 synthesized synchronization clock to shift one edge of the
5 synchronization clock to lie substantially at the midpoint of
6 the calibration data unit.

1 8. The method of claim 1 wherein the synchronization clock
2 and calibration data unit each include a leading transition
3 edge, the leading transition edge of the synchronization clock
4 is ninety degrees delayed from the leading transition edge of
5 the calibration data unit.

1 9. A machine-readable medium having one or more instructions
2 to generate a synchronization clock to sample an incoming
3 synchronous data stream and reduce the number of interface
4 lines between a first device and a memory subsystem, which
5 when executed by a processor, causes the processor to perform
6 operations comprising:
7 selecting a first sampling clock and a second sampling clock
8 with one clock on each side of the midpoint of a calibration
9 data unit, the calibration data unit having transition edges
10 with the midpoint of the calibration data unit centered
11 approximately between with the transition edges; and

12 interpolating between the first and second sampling clocks
13 to synthesize the synchronization clock, one edge of the
14 synchronization clock located substantially at the midpoint of
15 the calibration data unit.

1 10. The machine-readable medium of claim 9 further
2 comprising:

3 generating a plurality of clocks of different phase
4 angles from which the first and second sampling clocks are
5 selected.

1 11. The machine-readable medium of claim 10 wherein the
2 plurality of clocks have various phase delays ranging from
3 zero to three hundred sixty degrees.

1 12. The machine-readable medium of claim 10 wherein the
2 plurality of clocks serve to sample the calibration data unit,
3 determine the transition edges of the calibration data unit,
4 and select the first and second sampling clocks, from among
5 the plurality of clocks, to lie within the calibration data
6 unit.

1 13. The machine-readable medium of claim 10 wherein, from
2 among the plurality of clocks, the two clocks closest to the
3 transition edges of the calibration data unit but within the
4 calibration data unit are selected as the first and second
5 sampling clocks.

1 14. The machine-readable medium of claim 10 wherein, from
2 among the plurality of clocks, the two clocks closest to
3 either side of the calibration data unit midpoint and within
4 the calibration data unit are selected as the first and second
5 sampling clocks.

1 15. The machine-readable medium of claim 9 wherein
2 interpolating between the first and second sampling clocks
3 includes adjusting the contribution of the first and second
4 sampling clocks to the synthesized synchronization clock to
5 shift one edge of the synchronization clock to lie
6 substantially at the midpoint of the calibration data unit.

1 16. The machine-readable medium of claim 15 wherein the
2 synchronization clock includes a leading edge, the leading
3 edge of the synchronization clock is ninety degrees delayed
4 from the leading edge of the calibration data unit.

1 17. An apparatus comprising:
2 a receiver interface with one or more inputs to receive
3 one or more data streams; and
4 a clock synthesizer coupled to the receiver interface to
5 generate an internal synchronization clock for sampling a
6 received data stream, the clock synthesizer to generate the
7 internal synchronization clock by detecting transition edges
8 of a calibration data pattern.

1 18. The apparatus of claim 17 wherein the clock synthesizer
2 includes,
3 a clock generator to generate a plurality of sampling
4 clocks,
5 an edge detector coupled to the clock generator, the
6 edge detector configured to sample the calibration data
7 pattern using at least two of the sampling clocks and detect
8 transition edges of the calibration data pattern, and
9 a controller coupled to the edge detector, the
10 controller configured to select a first and second sampling
11 clocks from among the at least two sampling clocks and
12 interpolate between the first and second sampling clocks to
13 synthesize the internal synchronization clock.

1 19. The apparatus of claim 18 wherein the plurality of
2 sampling clocks are of different phase angles.

1 20. The apparatus of claim 18 wherein the plurality of clocks
2 are phase delayed from zero to three hundred sixty degrees.

1 21. The apparatus of claim 18 wherein the calibration data
2 pattern includes at least one calibration data unit, the
3 calibration data unit being defined by two transition edges,
4 the plurality of clocks serve to sample one calibration data
5 unit of the calibration data pattern, the edge detector is
6 configured to determine the location of the transition edges
7 of the calibration data unit, and the controller is configured
8 to select the first and second sampling clocks to lie within
9 the calibration data unit.

1 22. The apparatus of claim 21 wherein the controller is
2 configured to select from among the plurality of clocks the
3 two clocks closest to the transition edges of the calibration
4 data unit but within the transition edges of the calibration
5 data unit as the first and second sampling clocks.

1 23. The apparatus of claim 21 wherein the controller is
2 configured to select from among the plurality of clocks the
3 two clocks closest to either side of the calibration data unit
4 midpoint, between the transition edges, and within the
5 transition edges of the calibration data unit as the first and
6 second sampling clocks.

1 24. The apparatus of claim 18 wherein interpolating between
2 the first and second sampling clocks the controller is
3 configured to adjust the contribution of the first and second
4 sampling clocks to the synthesized internal synchronization
5 clock to shift one edge of the clock to lie substantially at

042390P12358

6 the midpoint between the transition edges of the calibration
7 data unit.

1 25. The apparatus of claim 18 wherein the internal
2 synchronization clock and calibration data unit each have a
3 leading transition edge, the leading transition edge of the
4 internal synchronization clock is ninety degrees delayed from
5 the leading transition edge of the calibration data unit.

1 26. A system comprising:
2 a memory subsystem to store data;
3 a first device communicatively coupled to the memory
4 subsystem to receive a data stream from the memory subsystem,
5 the first device including
6 a clock synthesizer to generate an internal
7 synchronization clock for sampling the data stream by
8 detecting transition edges of a calibration data pattern
9 transmitted by the memory subsystem.

1 27. The system of claim 25 wherein the clock synthesizer
2 includes,
3 a clock generator to generate a plurality of sampling
4 clocks,
5 an edge detector coupled to the clock generator, the edge
6 detector configured to sample the calibration data pattern
7 using at least two of the sampling clocks and detect
8 transition edges of the calibration data pattern, and
9 a controller coupled to the edge detector, the controller
10 configured to select a first and second sampling clocks from
11 among the at least two sampling clocks and interpolate between
12 the first and second sampling clocks to synthesize
13 synchronization clock for sampling data streams.

1 28. The apparatus of claim 27 wherein the calibration data
2 pattern includes at least one calibration data unit, the

